1 /*============================================================================
2 Copyright 2005 ADVANCED MICRO DEVICES, INC. All Rights Reserved.
3 This software and any related documentation (the "Materials") are the
4 confidential proprietary information of AMD. Unless otherwise provided in a
5 software agreement specifically licensing the Materials, the Materials are
6 provided in confidence and may not be distributed, modified, or reproduced in
7 whole or in part by any means.
8 LIMITATION OF LIABILITY: THE MATERIALS ARE PROVIDED "AS IS" WITHOUT ANY
9 EXPRESS OR IMPLIED WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO
10 WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY
11 PARTICULAR PURPOSE, OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR
12 USAGE OF TRADE. IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY
13 DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS,
14 BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR
15 INABILITY TO USE THE MATERIALS, EVEN IF AMD HAS BEEN ADVISED OF THE
16 POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION
17 OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, THE ABOVE
18 LIMITATION MAY NOT APPLY TO YOU.
19 AMD does not assume any responsibility for any errors which may appear in the
20 Materials nor any responsibility to support or update the Materials. AMD
21 retains the right to modify the Materials at any time, without notice, and is
22 not obligated to provide such modified Materials to you.
23 NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any
24 further information, software, technical information, know-how, or show-how
26 U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with "RESTRICTED
27 RIGHTS." Use, duplication, or disclosure by the Government is subject to the
28 restrictions as set forth in FAR 52.227-14 and DFAR 252.227-7013, et seq., or
29 its successor. Use of the Materials by the Government constitutes
30 acknowledgement of AMD's proprietary rights in them.
31 ============================================================================*/
32 // 2005.9 serengeti support
37 * 2005.9 yhlu add madt lapic creat dynamically and SRAT related
40 #include <console/console.h>
42 #include <arch/acpi.h>
43 #include <device/pci.h>
44 #include <cpu/x86/msr.h>
45 #include <cpu/amd/mtrr.h>
46 #include <cpu/amd/amdk8_sysconf.h>
48 //it seems some functions can be moved arch/i386/boot/acpi.c
50 unsigned long acpi_create_madt_lapics(unsigned long current)
55 for(cpu = all_devices; cpu; cpu = cpu->next) {
56 if ((cpu->path.type != DEVICE_PATH_APIC) ||
57 (cpu->bus->dev->path.type != DEVICE_PATH_APIC_CLUSTER)) {
63 current += acpi_create_madt_lapic((acpi_madt_lapic_t *)current, cpu_index, cpu->path.u.apic.apic_id);
69 unsigned long acpi_create_madt_lapic_nmis(unsigned long current, u16 flags, u8 lint)
74 for(cpu = all_devices; cpu; cpu = cpu->next) {
75 if ((cpu->path.type != DEVICE_PATH_APIC) ||
76 (cpu->bus->dev->path.type != DEVICE_PATH_APIC_CLUSTER)) {
82 current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, cpu_index, flags, lint);
88 unsigned long acpi_create_srat_lapics(unsigned long current)
93 for(cpu = all_devices; cpu; cpu = cpu->next) {
94 if ((cpu->path.type != DEVICE_PATH_APIC) ||
95 (cpu->bus->dev->path.type != DEVICE_PATH_APIC_CLUSTER)) {
101 printk_debug("SRAT: lapic cpu_index=%02x, node_id=%02x, apic_id=%02x\n", cpu_index, cpu->path.u.apic.node_id, cpu->path.u.apic.apic_id);
102 current += acpi_create_srat_lapic((acpi_srat_lapic_t *)current, cpu->path.u.apic.node_id, cpu->path.u.apic.apic_id);
108 static unsigned long resk(uint64_t value)
110 unsigned long resultk;
111 if (value < (1ULL << 42)) {
112 resultk = value >> 10;
114 resultk = 0xffffffff;
119 struct acpi_srat_mem_state {
120 unsigned long current;
123 void set_srat_mem(void *gp, struct device *dev, struct resource *res)
125 struct acpi_srat_mem_state *state = gp;
126 unsigned long basek, sizek;
127 basek = resk(res->base);
128 sizek = resk(res->size);
130 printk_debug("set_srat_mem: dev %s, res->index=%04x startk=%08x, sizek=%08x\n",
131 dev_path(dev), res->index, basek, sizek);
133 * 0-640K must be on node 0
134 * next range is from 1M---
135 * So will cut off before 1M in the mem range
137 if((basek+sizek)<1024) return;
140 sizek -= 1024 - basek;
144 // need to figure out NV
145 state->current += acpi_create_srat_mem((acpi_srat_mem_t *)state->current, (res->index & 0xf), basek, sizek, 1);
148 unsigned long acpi_fill_srat(unsigned long current)
150 struct acpi_srat_mem_state srat_mem_state;
152 /* create all subtables for processors */
153 current = acpi_create_srat_lapics(current);
155 /* create all subteble for memory range */
157 /* 0-640K must be on node 0 */
158 current += acpi_create_srat_mem((acpi_srat_mem_t *)current, 0, 0, 640, 1);//enable
160 srat_mem_state.current = current;
161 search_global_resources(
162 IORESOURCE_MEM | IORESOURCE_CACHEABLE, IORESOURCE_MEM | IORESOURCE_CACHEABLE,
163 set_srat_mem, &srat_mem_state);
165 current = srat_mem_state.current;
169 unsigned long acpi_fill_slit(unsigned long current)
171 /* need to find out the node num at first */
172 /* fill the first 8 byte with that num */
173 /* fill the next num*num byte with distance, local is 10, 1 hop mean 20, and 2 hop with 30.... */
175 /* because We has assume that we know the topology of the HT connection, So we can have set if we know the node_num */
176 static u8 hops_8[] = { 0, 1, 1, 2, 2, 3, 3, 4,
177 1, 0, 2, 1, 3, 2, 4, 3,
178 1, 2, 0, 1, 1, 2, 2, 3,
179 2, 1, 1, 0, 2, 1, 3, 2,
180 2, 3, 1, 2, 0, 1, 1, 2,
181 3, 2, 2, 1, 1, 0, 2, 1,
182 3, 4, 2, 3, 1, 2, 0, 1,
183 4, 4, 3, 2, 2, 1, 1, 0 };
187 u8 *p = (u8 *)current;
188 int nodes = sysconf.nodes;
190 memset(p, 0, 8+nodes*nodes);
191 // memset((u8 *)outer_node, 0, 8);
196 for(i=0;i<sysconf.hc_possible_num;i++) {
197 if((sysconf.pci1234[i]&1) !=1 ) continue;
198 outer_node[(sysconf.pci1234[i] >> 4) & 0xf] = 1; // mark the outer node
202 for(i=0;i<nodes;i++) {
203 for(j=0;j<nodes; j++) {
209 u8 latency_factor = 0;
218 for(k=k_start;k<=k_end; k++) {
224 p[i*nodes+j] = hops_8[i*nodes+j] * 2 + latency_factor + 10;
226 p[i*nodes+j] = hops_8[i*nodes+j] * 2 + 10;
234 current += 8+nodes*nodes;
239 // moved from mb acpi_tables.c
240 static void intx_to_stream(u32 val, u32 len, u8 *dest)
244 *(dest+i) = (val >> (8*i)) & 0xff;
248 static void int_to_stream(u32 val, u8 *dest)
250 return intx_to_stream(val, 4, dest);
253 // used by acpi_tables.h
254 void update_ssdt(void *ssdt)
271 BUSN = ssdt+0x3a; //+5 will be next BUSN
272 MMIO = ssdt+0x57; //+5 will be next MMIO
273 PCIO = ssdt+0xaf; //+5 will be next PCIO
274 SBLK = ssdt+0xdc; // one byte
277 HCLK = ssdt+0xfa; //+5 will be next HCLK
278 HCDN = ssdt+0x12a; //+5 will be next HCDN
279 CBST = ssdt+0x157; //
281 dev = dev_find_slot(0, PCI_DEVFN(0x18, 1));
283 dword = pci_read_config32(dev, 0xe0+i*4);
284 int_to_stream(dword, BUSN+i*5);
286 for(i=0;i<0x10;i++) {
287 dword = pci_read_config32(dev, 0x80+i*4);
288 int_to_stream(dword, MMIO+i*5);
290 for(i=0;i<0x08;i++) {
291 dword = pci_read_config32(dev, 0xc0+i*4);
292 int_to_stream(dword, PCIO+i*5);
295 *SBLK = (u8)(sysconf.sblk);
297 msr = rdmsr(TOP_MEM);
298 int_to_stream(msr.lo, TOM1);
300 for(i=0;i<sysconf.hc_possible_num;i++) {
301 int_to_stream(sysconf.pci1234[i], HCLK + i*5);
302 int_to_stream(sysconf.hcdn[i], HCDN + i*5);
304 for(i=sysconf.hc_possible_num; i<HC_POSSIBLE_NUM; i++) { // in case we set array size to other than 8
305 int_to_stream(0x00000000, HCLK + i*5);
306 int_to_stream(0x20202020, HCDN + i*5);
309 int_to_stream(sysconf.sbdn, SBDN);
311 if((sysconf.pci1234[0] >> 12) & 0xff) { //sb chain on other than bus 0