Various minor fixes (trivial).
[coreboot.git] / src / cpu / via / model_c3 / Kconfig
1 config CPU_VIA_C3
2         bool
3         select UDELAY_TSC