2 ## This file is part of the coreboot repair project.
4 ## Redistribution and use in source and binary forms, with or without
5 ## modification, are permitted provided that the following conditions
7 ## 1. Redistributions of source code must retain the above copyright
8 ## notice, this list of conditions and the following disclaimer.
9 ## 2. Redistributions in binary form must reproduce the above copyright
10 ## notice, this list of conditions and the following disclaimer in the
11 ## documentation and/or other materials provided with the distribution.
12 ## 3. The name of the author may not be used to endorse or promote products
13 ## derived from this software without specific prior written permission.
15 ## THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 ## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 ## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 ## ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 ## FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 ## DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 ## OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 ## HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 ## LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 ## OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28 mainmenu "Coreboot Configuration"
30 source src/mainboard/Kconfig
31 source src/arch/i386/Kconfig
32 source src/arch/ppc/Kconfig
33 source src/devices/Kconfig
34 source src/northbridge/Kconfig
35 source src/southbridge/Kconfig
36 source src/superio/Kconfig
37 source src/cpu/Kconfig
43 config HAVE_HIGH_TABLES
47 config PCI_BUS_SEGN_BITS
51 config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
55 config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
71 config LB_CKS_RANGE_START
75 config LB_CKS_RANGE_END
91 config HT_CHAIN_UNITID_BASE
95 config HT_CHAIN_END_UNITID_BASE
115 config USE_PRINTK_IN_CAR
119 config USE_OPTION_TABLE
127 config MMCONF_SUPPORT_DEFAULT
131 config MMCONF_SUPPORT
143 config COMPRESSED_PAYLOAD_LZMA
147 config COMPRESSED_PAYLOAD_NRV2B
151 source src/console/Kconfig
153 config HAVE_ACPI_RESUME
157 config ACPI_SSDTX_NUM
161 config HAVE_ACPI_TABLES
165 config HAVE_FALLBACK_BOOT
169 config USE_FALLBACK_IMAGE
173 config HAVE_HARD_RESET
177 config HAVE_INIT_TIMER
181 config HAVE_MAINBOARD_RESOURCES
193 config HAVE_OPTION_TABLE
197 config HAVE_PIRQ_TABLE
205 config HAVE_SMI_HANDLER
209 config PCI_IO_CFG_EXT
224 config COMPRESSED_PAYLOAD_LZMA
225 bool "Use LZMA compression for payloads"
229 prompt "Payload type"
233 bool "An ELF executable payload file"
235 Select this option if you have a payload image (an ELF file)
236 which coreboot should run as soon as the basic hardware
237 initialization is completed.
239 You will be able to specify the location and file name of the
244 Select this option if you want to create an "empty" coreboot
245 ROM image for a certain mainboard, i.e. a coreboot ROM image
246 which does not yet contain a payload.
248 For such an image to be useful, you have to use the 'cbfs' tool
249 to add a payload to the ROM image later.
253 config FALLBACK_PAYLOAD_FILE
254 string "Payload path and filename"
255 depends on PAYLOAD_ELF
256 default "payload.elf"
258 The path and filename of the ELF executable file to use as payload.
265 bool "Add a VGA BIOS image"
267 Select this option if you have a VGA BIOS image that you would
268 like to add to your ROM.
270 You will be able to specify the location and file name of the
273 config FALLBACK_VGA_BIOS_FILE
274 string "VGA BIOS path and filename"
276 default "vgabios.bin"
278 The path and filename of the file to use as VGA BIOS.
280 config FALLBACK_VGA_BIOS_ID
285 The ID that would associate your VGA BIOS to your video card.
290 bool "GDB debugging support"
293 If enabled, you will be able to set breakpoints for gdb debugging.
294 See src/arch/i386/lib/c_start.S for details.