projects
/
dide_16.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
dritter slot
[dide_16.git]
/
bsp2
/
Designflow
/
ppr
/
sim
/
simulation
/
modelsim
/
vga.sft
1
set tool_name "ModelSim (VHDL)"
2
set corner_file_list {
3
{{"Slow Model"} {vga.vho vga_vhd.sdo}}
4
}