- With Xeon cpus it seems best to use the tsc calibrated with timer2 as
[coreboot.git] / ChangeLog