4er slot (3. bsp fertig)

[dide_16.git] / bsp3 / Designflow / ppr / sim / vga.qpf

diff --git a/bsp3/Designflow/ppr/sim/vga.qpf b/bsp3/Designflow/ppr/sim/vga.qpf
new file mode 100644 (file)
index 0000000..ce36847
--- /dev/null
+++ b/bsp3/Designflow/ppr/sim/vga.qpf
@@ -0,0 +1,30 @@
+# -------------------------------------------------------------------------- #
+#
+# Copyright (C) 1991-2009 Altera Corporation
+# Your use of Altera Corporation's design tools, logic functions 
+# and other software and tools, and its AMPP partner logic 
+# functions, and any output files from any of the foregoing 
+# (including device programming or simulation files), and any 
+# associated documentation or information are expressly subject 
+# to the terms and conditions of the Altera Program License 
+# Subscription Agreement, Altera MegaCore Function License 
+# Agreement, or other applicable license agreement, including, 
+# without limitation, that your use is for the sole purpose of 
+# programming logic devices manufactured by Altera and sold by 
+# Altera or its authorized distributors.  Please refer to the 
+# applicable agreement for further details.
+#
+# -------------------------------------------------------------------------- #
+#
+# Quartus II
+# Version 9.0 Build 132 02/25/2009 SJ Full Version
+# Date created = 16:59:28  October 29, 2009
+#
+# -------------------------------------------------------------------------- #
+
+QUARTUS_VERSION = "9.0"
+DATE = "16:59:28  October 29, 2009"
+
+# Revisions
+
+PROJECT_REVISION = "vga"